

FIG. 1a




FIG. 1b






Fig. 1c

↑
190



F.G. 2
(PART 2 OF 2)



300




Fig. 4a




Fig. 4b





Fig. 4c

Copyright 2000, Intel Corporation. All rights reserved. This document is the property of Intel Corporation and is not to be distributed outside of Intel Corporation.

460

Fig. 4e



ck_disable

en_debug_r

test_mode

480

Fig. 4f

logic=0



ck_debug



ck



ck_in



ck_system






FIG. 5




FIG. 6




Fig. 7

FIG. 8 is a block diagram of a computer system 800. The system includes a CPU 802, RAM 803, and a DMA 804. The CPU 802 is connected to the RAM 803 and the DMA 804. The CPU 802 is also connected to a Display Control 805, which is connected to a Display 806. The CPU 802 is connected to a Serial or Parallel Port 807, which is connected to an Input Device 808. The CPU 802 is connected to a Storage Device 809.

FIG. 8

